

**Europäisches Patentamt** 

**European Patent Office** 

Office européen des brevets



(11) EP 0 782 179 A2

(12)

#### **EUROPEAN PATENT APPLICATION**

(43) Date of publication:

02.07.1997 Bulletin 1997/27

(51) Int. Cl.6: H01L 21/304

(21) Application number: 96120881.6

(22) Date of filing: 24.12.1996

(84) Designated Contracting States: DE FR GB

(30) Priority: 27.12.1995 JP 351768/95

16.12.1996 JP 353210/96

(71) Applicant: Shin-Etsu Handotai Co., Ltd Chiyoda-ku Tokyo (JP)

(72) Inventors:


Fukami, Teruaki
 C-304, Aza Ohhira 150-5,
 Nishishirakawa-gun, Fukushima-ken (JP)

- Masumura, Hisashi
   Nishishirakawa-gun, Fukushima-ken (JP)
- Suzuki, Kiyoshi Nishishirakawa-gun, Fukushima-ken (JP)
- Kudo, Hideo Nishishirakawa-gun, Fukushima-ken (JP)
- (74) Representative: Grünecker, August, Dipl.-Ing. Patentanwälte Grünecker, Kinkeldey, Stockmair & Partner Maximilianstrasse 58 80538 München (DE)

## (54) Method of manufacturing semiconductor mirror wafers

(57) A method of manufacturing semiconductor mirror wafers includes a double side primary mirror polishing step, a back side low brightness polishing step and a front side final mirror polishing step, wherein a silica containing polishing agent is used together with a polyolefin type fine particle material for the back side low brightness polishing. The method is capable of low brightness polishing of the back side, sensor detection of the front and back sides, suppression of generation of fine dust or particles from back side, thereby to increase the yield of semiconductor devices, manufacturing mirror wafers with higher flatness level, and higher productivity due to simplification of processes.

FIG. 1



EP 0 782 179 A2

25

35

#### Description

#### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention:

The present invention relates to a method of manufacturing semiconductor mirror wafers, in particular, single-crystal silicon mirror wafers (hereinafter may be referred to, for brevity, as "mirror wafer") which become substrates for fabricating semiconductor devices.

1

#### 2. Description of the Related Art

Generally, as shown in Fig. 21, the manufacturing method of semiconductor wafers includes a slicing step (A) to obtain wafers of thin disc shape by slicing a single crystal ingot formed by a pulling step using a crystal pulling machine; a chamfering step (B) to chamfer a peripheral edge portion of the wafer obtained through the slicing step (A) to prevent cracking or breakage of the wafer; a lapping step (C) to flatten the surface of the chamfered wafer by lapping it; an etching step (D) to remove processing damage of the so chamfered and lapped wafer; a primary mirror polishing step (E1) to primarily polish one side of the etched wafer to obtain a primary mirror surface of the wafer; a final mirror polishing step (G) to finally polish the side of the so primarily mirror polished wafer to obtain a final mirror surface of the wafer; and a cleaning step (H) for cleaning the finally mirror polished wafer to remove the polishing agent or dust particles from its surface.

As the etching step (D), there are two types of steps, that is, an acid etching step using an acid etching solution of a mixed acid or the like and an alkaline etching step using an alkaline etching solution of NaOH or the like. In the acid etching step, as shown in Fig. 22, a relatively high etching rate is obtained, and surface roughness of an etched wafer is so fine that a cycle of the roughness is less than 10  $\mu m$  in frequency and a P-V (Peak to Valley) value thereof is smaller than 0.6  $\mu m$ . On the contrary, in the alkaline etching step, as shown in Fig. 23, surface roughness of an etched wafer is so large that a cycle of the roughness is in the range of 10 to 20  $\mu m$  in frequency and a P-V value thereof sometimes exceeds 1.5 µm. The alkaline etching is in the tendency which will be used more in the future because wafers having a higher flatness level compared with the acid etching can be obtained by the alkaline etching.

However, in the semiconductor wafer produced through the respective steps shown in Fig. 21, the following problem has been seen because the back side of the etched wafer is left as etched to the final stage.

After both the sides of the wafer are etched in the etching step, only the front side of the wafer is subjected to mirror polishing in the next mirror polishing step. The polished front side of the wafer is not chucked by as a vacuum chucking means and therefore offers no problem. However, when the back side of the etched wafer is

chucked by such a chucking means, etched portions still remaining in the back side with relatively large surface roughness are chipped or broken to generate fine dust or a great number of fine particles, due to which the yield of semiconductor devices being degraded. This problem is remarkable in alkaline etched wafers.

Then, if both of the front and back sides of the wafer are mirror polished, the above-mentioned problem is canceled because the polished wafer having no large surface roughness may suppress to generate fine dust or a great number of fine particles.

According to the above-mentioned double side mirror polishing wherein both the front and back sides of the wafer are mirror polished, the steps of mirror polishing are doubled and since back side of the wafer is also mirror polished respective sensors of processing machines can not distinguish the front side from the back side. Further so mirror polished wafer tends to slip out during handling process. There have been no effective means capable of such low brightness polishing for semiconductor wafers that can satisfy the above sensor detection and wafer conveyance.

#### SUMMARY OF THE INVENTION

With the foregoing problems in view, it is an object of the present invention to provide a novel method of manufacturing semiconductor mirror wafers which is capable of low brightness polishing, sensing the difference between the front side and back side of the wafer, suppression of fine dust or particles generated by chipping of the back side of the wafer, thereby to increase the yield of semiconductor devices, higher productivity due to simplification of processes, higher flatness level wafer processing.

To attain the foregoing object, in one aspect, the present invention provides a method of manufacturing semiconductor mirror wafers including a polishing step which is in a wafer manufacturing process comprises the sub-steps of (a) double side primary mirror polishing of both front and back sides of a wafer, (b) single side low brightness polishing of the back side of the double side polished wafer, and (c) single side final mirror polishing of the front side of the single side low brightness polished wafer, wherein a semiconductor wafer polishing agent comprising a silica containing polishing agent as a main component and a polyolefin type fine particle material as an additive is used for the single side low brightness polishing of the wafer.

In another aspect, the present invention provides a method of manufacturing semiconductor mirror wafers including a wafer polishing step which is in a wafer manufacturing process comprises the sub-steps of (a) double side low brightness polishing of both front and back sides of a wafer, and (b) single side final mirror polishing of the front side of the double side low brightness polished wafer, wherein a semiconductor wafer polishing agent comprising a silica containing polishing agent as a main component and a polyolefin type fine particle

material as an additive is used for the double side lowbrightness polishing of the wafer.

The wafer manufacturing process preferably comprises the steps of (a) slicing a single crystal ingot to form wafers of thin disc shape, (b) chamfering a peripheral edge portion of the sliced wafer, (c) lapping the chamfered wafer to flatten the surface thereof, (d) etching the chamfered and lapped wafer to remove processing deformation thereof, and (e) polishing the etched wafer.

In the third aspect, the present invention provides a method of manufacturing semiconductor mirror wafers which comprises the steps of (a) slicing a single crystal ingot to form wafers of thin disc shape, (b) chamfering a peripheral edge portion of the sliced wafer, (c) double side primary mirror polishing of both front and back sides of a wafer, (d) single side low brightness polishing of the back side of the double side polished wafer, and (e) single side final mirror polishing of the front side of the single side low brightness polished wafer, wherein a semiconductor wafer polishing agent comprising a silica containing polishing agent as a main component and a polyolefin type fine particle material as an additive is used for the single side low brightness polishing of the wafer.

In the fourth aspect, the present invention provides a method of manufacturing semiconductor mirror wafers which comprises the steps of (a) slicing a single crystal ingot to form wafers of thin disc shape, (b) chamfering a peripheral edge portion of the sliced wafer, (c) double side low brightness polishing of both front and back sides of the chamfered wafer, and (d) single side final mirror polishing of the front side of the double side low brightness polished wafer, wherein a semiconductor wafer polishing agent comprising a silica containing polishing agent as a main component and a polyolefin type fine particle material as an additive is used for the double side low brightness polishing of the wafer.

The silica containing polishing agent includes a colloidal silica polishing agent, and it is preferred to use a polyolefin aqueous dispersion as the polyolefin type fine particle material. The amount of the polyolefin type fine particle material is in the range of 0.01 to 1 percent by weight, preferably 0.01 to 0.5 percent by weight, and optimally 0.01 to 0.1 percent by weight relative to the total amount of the polishing agent.

The polyolefin type fine particle material or polyolefin aqueous dispersion includes the aqueous dispersions disclosed in Japanese Patent Laid-open Publication Nos.4-46904, 4-88025 to 88026, 4-89830 to 89832 and 4-218548 to 218549. Further, it is preferred to use CHEMIPEARL (trade name for a polyolefin aqueous dispersion manufactured by Mitsui Petrochemical Industries, Ltd.) which contains the above noted polyolefin type fine particle material or polyolefin aqueous dispersion.

The present invention has been accomplished on the basis of the findings that low brightness polishing can be achieved by forming the semi-spherical small

projections having a diameter of 50 to 500 µm and a height of 0.05 to 0.5 µm in the back side of a semiconductor wafer which is polished using a silica containing polishing agent added with a polyolefin type fine particle material. Accordingly, by mirror polishing the front side of the wafer and low brightness polishing the back side of the wafer, difference in brightness occurs between the front and back sides thereof. Therefore, sensor detection of the front and back sides becomes possible. The term "brightness" denotes the percentage of the tested surface reflectance relative to 100 of the perfect mirror surface reflectance. In this specification, the term "low brightness polishing" is defined as mechanochemical polishing of wafers using polishing agents including specified materials which can form fine roughness on polished wafer surfaces without generation of processing damage.

Further, there can be suppressed the generation of dust from the back side of the wafer which is subjected to the low brightness polishing using the above silica containing polishing agent added with a polyolefin type fine particle material. For example, when the low brightness polished back side of the wafer is chucked in a photolithography process of a device manufacturing line, the generation of dust by chipping can be suppressed and thereby the yield of semiconductor devices can be increased.

In the conventional wafer manufacturing method, a lapping step is carried out in order to remove the process damage and to improve the very bad flatness (TTV; Total Thickness Variation) of the wafer introduced in the slicing step. The lapping step also affords a damage of several micrometers. The etching step is used for removing the damage of the wafer.

The inventors found by extended researches that the double side polishing can remove the process damage and to improve the very bad flatness (TTV) of the wafer introduced in the slicing step. As the double side polishing affords the wafer few damages, the etching step is not required as a matter of course. Further, the present inventors reached the third and fourth aspects of the present invention through the findings that combination of the double side polishing and low brightness polishing using a semiconductor wafer polishing agent which contains mainly a silica containing polishing agent and is added with a polyolefin type fine particle material.

The above and other objects, features and advantages of the present invention will become manifest to those versed in the art upon making reference to the detailed description and the accompanying sheets of drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a flow chart showing the first embodiment of the present invention;

Fig. 2 is a flow chart showing the second embodiment of the present invention;

55

Fig. 3 is a flow chart showing the third embodiment of the present invention:

Fig. 4 is a flow chart showing the fourth embodiment of the present invention;

Fig. 5 is a schematic side view showing a single side polishing machine used in Experiments and Comparative Experiments;

Fig. 6 is a photomicrograph of a wafer surface processed by low brightness polishing according to Experiment 2;

Fig. 7 is a photomicrograph and a graph showing the flatness of another surface portion of the wafer processed by low brightness polishing according to Experiment 2;

Fig. 8 is a graph of the relationship between the amount of the polyolefin type fine particle material and the polishing rate according to Experiment 1;

Fig. 9 is a graph showing results of the measurement on the brightness of wafer surface processed according to Experiment 1 and Comparative Experiments 1 to 3:

Fig. 10 is a graph showing results of the evaluation on the generation of dust of the wafer surfaces processed according to Experiment 1 and Comparative Experiments 1 to 3;

Fig. 11 is a diagram showing a method of evaluating the generation of dust particles of the wafer surfaces processed according to Experiment 2 and Comparative Experiments 1 to 3;

Fig. 12 is a photomicrograph of a wafer surface processed by mirror polishing according to Comparative Experiment 1;

Fig. 13 is a photomicrograph of a wafer surface subjected to acid etching according to Comparative Example 2;

Fig. 14 is a cross sectional schematic view of a double side polishing machine;

Fig. 15 is a schematic plan view showing a double side polishing machine in which an upper polishing turn table is removed;

Fig. 16 is a flow chart showing the characterizing part of the first embodiment of the present invention:

Fig. 17 is a flow chart showing the characterizing part of the second embodiment of the present invention;

Fig. 18 is a graph showing results of the measurement on the flatness (LTV max) of wafer surfaces processed according to Examples 1 to 4, and Comparative Example 1;

Fig. 19 is a graph showing results of the evaluation on the generation of dust particles of the wafer surfaces processed according to Examples 1 to 4 and Comparative Example 1;

Fig. 20 is a graph showing results of the measurement on the brightness of wafer surfaces processed according to Examples 1 to 4 and Comparative Example 1;

Fig. 21 is a flow chart showing one example of con-

ventional manufacturing methods of semiconductor wafers:

Fig. 22 is a graph showing distribution of the surface roughness of a wafer subjected to acid etching; and

Fig. 23 is a graph showing distribution of the surface roughness of a wafer subjected to alkaline etching.

#### DETAILED DESCRIPTION

The present invention will be described below in greater detail by way of the following embodiments and examples which should be construed as illustrative rather than restrictive. In Figs. 1-4, 16 and 17, these steps which are like or corresponding to those shown in Fig. 21 are designated by the corresponding reference characters.

Fig. 1 is a flow chart showing the first embodiment of the present invention. In a slicing step (A), a single crystal ingot formed by a pulling step using a crystal pulling machine (not shown) is sliced at a right angle or predetermined angle to an axial direction thereof to produce a plurality of wafers of thin disc shape. A peripheral edge portion of the wafer obtained through the slicing step (A) is chamfered in a chamfering step (B) to prevent cracking or breakage of the wafer. The chamfered wafer is lapped and flattened by a lapping machine (not shown) in a lapping step (c).

The lapped and flattened wafer is then subjected to alkaline etching in an etching step using 45% solution of NaOH, for instance, as an alkaline etching solution to remove processing damage thereof. In this alkaline etching step, surface roughness of etched wafer is so large that a cycle of the roughness is in the range of 10 to 20 µm in frequency and a P-V value thereof sometimes exceeds 1.5 µm.

By the way, as shown in Fig. 21, in the conventional method, the wafer which has been etched in the etching step (D) to remove the processing damage is subjected to the front side primary mirror polishing step (E1) and the front side final mirror polishing step (G) so as to mirror polish the front side thereof only. Surface roughness are generated on both sides of the wafer through the etching step. The surface roughness on the front side is removed by the above two mirror polishing steps (E1) and (G) but the surface roughness on the back side is left as etched to the final stage. Due to the surface roughness, the above noted problem has been seen.

With the problem in view, in an embodiment of the present invention, as shown in Fig. 16 after the etching step (D), a double side primary mirror polishing step (E2), a single (back) side low brightness polishing step (F1) and a single (front) side final mirror polishing step (G) are newly carried out in stead of a conventional polishing steps. In the double side primary mirror polishing step (E2), the etched wafer is primary mirror polished in terms of both sides thereof using a double side polishing machine as shown in Figs. 14 and 15 and a polish-

50

ing agent described later.

In the single (back) side low brightness polishing step (F1), the wafer which has been double side primary mirror polished is low brightness polished in terms of the back side thereof using such a single side polishing machine 10 as shown in Fig. 5 and a silica containing polishing agent added with a polyolefin type fine particle material such as a low brightness polishing agent and polishing conditions shown in Experiment 1 described later. The wafer which has been low brightness polished in terms of back side thereof is then subjected to a single side final mirror polishing step (G) wherein one side (front side) thereof is mirror polished using a single side polishing machine as shown in Fig. 5 and a conventional polishing agent and a cleaning step (H) wherein the wafer is cleaned so as to remove the polishing agent or dust particles from its surface.

In the first embodiment of Fig. 1, as the back side of the wafer is low brightness polished, the brightness of the back side of the wafer is suppressed to about 95%. Thus, sensor detection of the front side and back side of the wafer on the basis of the brightness difference between both sides thereof becomes possible. The generation of dust is suppressed to such a low level as the number of the particles thereon is about 300 (see Fig. 10). Therefore, when the back side of the wafer is chucked in a photolithography process, the generation of dust by chipping can be suppressed and thereby the yield of semiconductor devices can be increased.

Fig. 2 is a flow chart showing the second embodiment of the present invention. In Fig. 2, a slicing step (A), a chamfering step (B), lapping step (C) and an etching step (D) are carried out according to the conventional steps as shown in Fig. 1.

In the second embodiment of the present invention, after the etching step (D) a double side low brightness polishing step (F2) and a single (front) side final mirror polishing step (G) are carried out instead of a conventional polishing step as shown in Fig. 17.

In the double side low brightness polishing step (F2), the etched wafer is low brightness polished in terms of both sides thereof using such a double side polishing machine as shown in Figs. 14 and 15 and a silica containing polishing agent added with a polyolefin type fine particle material such as a low brightness polishing agent and polishing conditions shown in Experiment 1 described later. After that, a single (front) side final mirror polishing step (G) and a cleaning step (H) are carried out as in the first embodiment of Fig. 1.

In the second embodiment of Fig. 2, although the order of the steps thereof is different from that of the first embodiment, as the back side of the wafer is low brightness polished, the brightness of the back side, of the wafers is suppressed to about 95%. Thus, sensor detection of the front side and back side of the wafer on the basis of the brightness difference between both sides thereof becomes possible. The front side of the wafer is final mirror polished to form a mirror surface same as a conventional one.

Fig. 3 is a flow chart showing the third embodiment of the present invention. In Fig. 3, a slicing step (A) and a chamfering step (B) are carried out as conventional ones, but a lapping step (C) and an etching step (D) are omitted.

In the third embodiment of the present invention, after the chamfering step (B), a double side primary mirror polishing step (E2) and a single (back) side low brightness polishing step (F1) are carried out and then a single (front) side final mirror polishing step (G) are carried out.

In the third embodiment of Fig. 3, although the order of the steps thereof is different from that of the first embodiment, as the back side of the wafer is low brightness polished, the brightness of the back side of the wafer is suppressed to about 95%. Thus, sensor detection of the front side and back side of the wafer on the basis of the brightness difference between both sides thereof becomes possible. The front side of the wafer is final mirror polished to form a mirror surface same as a conventional one.

Fig. 4 is a flow chart showing the fourth embodiment of the present invention. In Fig. 4, a slicing step (A) and a chamfering step (B) are carried out, but a lapping step (C) and an etching step (D) are omitted as in the third embodiment of Fig. 3.

In the fourth embodiment of the present invention, after the chamfering step (B), a double side low brightness polishing step (F2) is carried out in stead of a double side primary mirror polishing step (E2) and a single (back) side low brightness polishing step (F1), and then a single (front) side final mirror polishing (G) and a cleaning step (H) are carried out.

In the fourth embodiment of Fig. 4, although the order of the steps thereof is different from that of the first embodiment, as the back side of the wafer is low brightness polished, the brightness of the back side of the wafer is suppressed to about 95%. Thus, sensor detection of the front side and back side of the wafer on the basis of the brightness difference between both sides thereof becomes possible. The front side of the wafer is final mirror polished to from a mirror surface same as a conventional one.

The low brightness polishing in the present invention will be described below in greater detail by way of the following Experiments and Comparative Experiments together with Figs. 5~13.

Fig. 5 is a side elevation showing a conventional single side polishing machine used in Experiments and Comparative Experiments. In Fig. 5, the polishing machine 10 comprises a turn table assembly 12, a wafer holder 13, and a polishing agent supplying member 14. The turn table assembly 12 comprises a turn table 15 and a polishing pad 16 adhered on the upper surface of the turn table 15. The turn table 15 can rotate on a shaft 17 at a predetermined rotation speed by a driving device such as a motor. The wafer holder 13 is for holding with a vacuum chucking means or the like means to carry the wafer (W) on the polishing pad 16 of

30

40

50

the turn table assembly 12 so that the surface of the wafer (W) faces to the polishing pad 16. The wafer holder 13 can rotate on a shaft 18 at a predetermined rotation speed and horizontally move on the polishing pad 16 by an appropriate driving device such as a motor. During operation of the polishing machine 10, the wafer (W) held by the wafer holder 13 is in contact with the polishing pad 16 and proper polishing loads are applied to the wafer (W) in a downward direction through the shaft 18 and the wafer holder 13. The polishing agent supplying member 14 is for supplying a polishing agent 19 on the polishing pad 16 to supply it between the wafer (W) and the polishing pad 16.

A double side polishing machine is used in Experiments described below. An example of the double side polishing machine is shown in Figs. 14 and 15.

Fig. 14 is a cross sectional schematic view of the double side polishing machine and Fig. 15 is a schematic plan view showing the double side polishing machine in which an upper polishing turn table is removed. In Fig. 14, the double side polishing machine 22 comprises a lower polishing turn table 24 and an upper polishing turn table 26 which are faced each other vertically. A lower polishing pad 24a is adhered on the upper surface of a lower polishing turn table 24 and an upper polishing pad 26a is adhered on the lower surface of the upper polishing turn table 26. The lower polishing turn table 24 and the upper polishing turn table 26 are rotated oppositely each other by a driving means (not shown). The lower polishing turn table 24 has a central gear 28 which is provided on the upper surface of the central portion thereof and an annular internal gear 30 which is provided is proximity of the periphery thereof. Both the central gear 24 and the annular internal gear 30 are rotated independently of lower polishing turn table.

Reference numeral 32 denotes a carrier of disc type which is supported between the upper surface of the lower polishing pad 24a of the lower polishing turn table 24 and the lower surface of the upper polishing pad 26a of the upper polishing turn table 26 and rotates and revolves slidably between the lower polishing pad 24a and the upper polishing pad 26a under the action of the central gear 28 and the internal gear 30.

The carrier 32 has a plurality of wafer holes 34. Wafers (W) which are to be polished are set in the wafer holes 34. When the wafers (W) are polished, a polishing agent is supplied to spaces between the wafers (W) and the polishing pads 24a, 26a via hole 38 formed in the upper polishing plate 26 from a nozzle 36. As the carrier 32 rotates and revolves, the wafers (W) rotates and revolve slidably between the lower polishing pad 24a and the upper polishing pad 26a, thereby both the sides of the wafers (W) being polished.

Experiment 1

#### Condition:

- Sample wafers: Czochralski-grown p-type, (100)oriented, 150-mm-diameter, single crystal silicon wafer
- Polishing pad: nonwoven fabric (velour-type), hardness = 80 (Asker C-scale, JISK-6301)
- Polishing agent: 10.0 vol% of AJ-1325 (SiO<sub>2</sub> 2 wt%, pH=11, trade name for a colloidal silica polishing agent manufactured by Nissan Chemical Industries, Ltd.), a polyolefin type fine particle material [CHEMIPEARL S650 (trade name for a polyolefin aqueous dispersion manufactured by Mitsui Petrochemical Industries, Ltd.)] and pure water (the rest)
- Polishing load: 400 g/cm<sup>2</sup>
- · Polishing time: 10 min.

Under the condition specified above, the amount (wt%) of the polyolefin type fine particle material was changed with 0.025, 0.1, 0.45 and 1.0. Also, the amount of pure water was changed for the total amount of the polishing agent so as to become 100 vol%. Using the polishing apparatus 10 shown in Fig. 5, the surface of each sample wafer (twenty sheets for each test) was polished to measure the polishing rate in the polishing process. The results of the measurement are shown in Fig. 8.

As is apparent from the results of Fig. 8, against the level that the polyolefin type fine particle material was not added, we found that the degradation of polishing rate was seen little when the amount of the material was added in the range of 0.01 to 0.1 wt%, and that the polishing process could be performed without serious degradation of the polishing rate if the material was added in the range of 0.1 to 1%.

#### Experiment 2

In the condition of Experiment 1, 0.025 wt% of CHEMIPEARL S650 (trade name for a polyolefin aqueous dispersion, manufactured by Mitsui Petrochemical Industries, Ltd.) was added while keeping the other conditions unchanged, and each sample wafer was then subjected to polishing. Fig. 6 is a photomicrograph of the surface of the sample wafer processed in Experiment 2. Fig. 7 is a photomicrograph of another surface portion of the same sample wafer together with a graph showing the undulations in the back surface measured by a surface roughness tester.

Further, the brightness of the back surface of the sample water was measured. The results of the measurement are shown in Fig. 9. As is apparent from Fig. 6 and 7, semi-spherical small projections having a diameter of 50 to 500  $\mu$ m and a height of 0.05 to 0.5  $\mu$ m were formed. Also, as is seen from Fig. 9, the brightness was 95% which led to the fact that the low brightness polishing could be achieved.

As shown in Fig. 11, a surface We for evaluation of the sample water W was pressed with load of 1 kg/cm² against a cleaned mirror surface Wm of a mirror surface water W1. After the pressing step, the number of dust particles (the number of particles whose size was larger than  $0.1~\mu m$ ) on the cleaned mirror surface Wm transferred from the evaluation surface We of the sample wafer W onto the cleaned mirror surface Wm of the mirror surface wafer W1 was counted using a particle counter. The results of the counting are shown in Fig. 10 in which the particle generation for the low brightness polished surface We of the sample wafer W was evaluated.

As is clearly seen from Fig. 10, the number of the particles on the low brightness polished surface We was about 300. The result was near the number (200) of particles on the mirror polished surface described below. Thus, we could found that the dust generation in this Example was very low.

#### Experiment 3

The same effect has been confirmed by experiments where a double side polishing machine 22 as shown in Figs. 14 and 15 were used in place of the single side polishing machine 10 used in the experiments described above.

#### Comparative Experiment 1

In the polishing condition of Experiment 1, 10 vol% of AJ-1325 (SiO<sub>2</sub> 2 wt%, pH=11, trade name for a colloidal silica polishing agent manufactured by Nissan Chemical Industries, Ltd. ) and 90 vol% of pure water was used as the polishing agent while keeping the other condition unchanged, and both the front and back surfaces of each sample wafer were then subjected to mirror polishing.

Fig. 12 is a photomicrograph of the surface of the mirror polished wafer. The brightness was measured in the same manner as in Experiment 2, and the results of the measurement are shown in Fig. 9. Also, the evaluation on the particle generation was conducted in the same manner as in Experiment 2, and the results thereof are shown in Fig. 10. As is clearly seen from Fig. 12, undulations of large surface roughness on the mirror polished surface were not seen, and the brightness thereof was 100% as shown in Fig. 9. The number of particles counted to evaluate the dust generation was about 200 which was extremely low.

#### Comparative Experiment 2

The same sample wafer as used in Experiment 1 was processed up to the etching process where acid etching was conducted. Fig. 13 is a photomicrograph of the acid etched surface of the sample wafer. As is apparent from Fig. 13, undulations of fine roughness were formed on the wafer surface, a cycle of which was less than 10  $\mu m$  and a P-V (Peak to Valley) value of

which was smaller than 0.6  $\mu m$ . Also, the brightness on the acid etched surface of the sample wafer was measured, and the results of the measurement are shown in Fig. 9. The particle generation for the acid etched surface was then evaluated in the same manner as in Experiment 2, and the results thereof are shown in Fig. 10. The brightness of the acid etched surface was 60% which was lower than that in Experiment 2. However, the number of particles counted to evaluate the dust generation was about 700 which was quite higher than that obtained in Experiment 2.

#### Comparative Experiment 3

The same sample wafer as used in Experiment 1 was processed up to the etching process where alkaline etching was conducted. The brightness on the alkaline etched surface of the sample wafer was then measured, and the results of the measurement are shown in Fig. 9. Thereafter, the particle generation for the alkaline etched surface was evaluated in the same manner as in Experiment 2, and the results thereof are shown in Fig. 10. The brightness of the alkaline etched surface was 30% which was further lower than that in Comparative Experiment 2. However, the number of particles counted to evaluate the dust generation was about 1500 which was quite higher than that obtained in Comparative Experiment 2.

#### Example 1

40

45

Process: etching →double side primary mirror polishing→back side low brightness polishing→front side final mirror polishing Double side primary mirror polishing condition:

- Sample wafer: Czochralski-grown p-type, (100)-oriented, 150mmφ, etched silicon wafer
- Polishing pad: polyurethane foam, hardness=70 (Asker C-scale, JISK-6301)
- Polishing agent: 10.0 vol% of AJ-1325 (SiO<sub>2</sub> 2 wt%, pH=11, trade name for a colloidal silica polishing agent manufactured by Nissan Chemical Industries, Ltd.) and 90 vol% of pure water
- Polishing load: 100 g/cm<sup>2</sup>
  - Used sample wafers: 18 sheets

Under the polishing condition specified above, using the double side polishing machine shown in Figs. 14 and 15, each sample wafer was subjected to both side primary mirror polishing, then back side low brightness polishing as in Experiment 1 and further front side final mirror polishing as in Comparative Experiment 1. The polished wafer obtained by the above polishing process reached to the average flatness (TTV) of 1.2 µm, the average front side brightness of about 100%, the average number of particles on the back side of about 300 and the average back side brightness of about 95%.

#### Example 2

Process: etching →double side low brightness polishing →front side mirror polishing

In the condition of the double side primary mirror polishing of Example 1, 0.025 wt% of CHEMIPEARL S650 (trade name for a polyolefin aqueous dispersion, manufactured by Mitsui Petrochemical Industries, Ltd.) was added while keeping the other conditions unchanged, and each sample wafer was then subjected to double side low brightness polishing. Thereafter, the sample wafer was subjected to front side final mirror polishing as in Comparative Example 1.

The polished wafer obtained by the above polishing process reached to the average flatness (TTV) of 1.1  $\mu$ m, the average front side brightness of about 100%, the average number of particles on the back side of about 300 and the average back side brightness of about 95%.

#### Example 3

Process: slicing →chamfering→double side primary mirror polishing→back side low brightness polishing→front side final mirror polishing Double side primary mirror polishing condition:

- Sample wafer: Czochralski-grown p-type, (100)-oriented, 150mmφ, etched silicon wafer
- Polishing pad: polyurethane foam, hardness=80 (Asker C-scale, JISK-6301)
- Polishing agent: 10.0 vol% of AJ-1325 (SiO<sub>2</sub> 2 wt%, pH=11, trade name for a colloidal silica polishing agent manufactured by Nissan Chemical Industries, Ltd. ) and 90 vol% of pure water
- Polishing load: 100 g/cm<sup>2</sup>
- Used sample wafers: 18 sheets

Under the polishing condition specified above, using the double side polishing machine shown in Figs. 14 and 15, each sample wafer was subjected to both side primary mirror polishing, then back side low brightness polishing as in Experiment 1 and further front side final mirror polishing as in Comparative Experiment 1.

The polished wafer obtained by the above polishing process reached to the average flatness (TTV) of 0.7  $\mu m$ , the average front side brightness of about 100%, the average number of particles on the back side of about 300 and the average back side brightness of about 95%.

#### Example 4

Process: slicing -->chamfering->double side low brightness polishing->front side final mirror polishing

In the condition of the double side primary mirror polishing of Example 1, 0.025 wt% of CHEMIPEARL S650 (trade name for a polyolefin aqueous dispersion, manufactured by Mitsui Petrochemical Industries, Ltd.)

was added while keeping the other conditions unchanged, and each sample wafer was then subjected to double side low brightness polishing. Thereafter, the sample wafer was subjected to front side final mirror polishing as in Comparative Experiment 1.

The polished wafer obtained by the above polishing process reached to the average flatness (TTV) of 0.9  $\mu m$ , the average front side brightness of about 100%, the average number of particles on the back side of about 300 and the average back side brightness of about 95%.

#### Comparative Example 1

Process (conventional): slicing→chamfering→lapping →acid etching→single side primary polishing →one side final polishing

In the condition of the single side primary polishing of Comparative Experiment 1, hardness (Asker C-scale) of the polishing pad was changed to 80 while keeping the other conditions unchanged and each sample wafer was then subjected to single side primary polishing. Thereafter, in the condition of single side final polishing of Comparative Experiment 1, hardness (Asker C-scale) of the polishing pad was changed to 60 while keeping the other conditions unchanged and each sample wafer was subjected to single side final polishing.

The polished wafer obtained by the above polishing process reached to the average flatness (TTV) of 2.1  $\mu$ m, the average front side brightness of about 100 %, the average number of particles on the back side of about 800 and the average back side brightness of about 30%.

As stated above, the present invention is capable of low brightness polishing of the back side of the wafer, sensor detection of the front and back sides of the wafer, suppression of fine dust or particles generated by chipping of the back side of the wafer, thereby to increase the yield semiconductor devices, manufacturing mirror wafers with higher flatness level, and higher productivity due to simplification of processes.

Obviously, various minor changes and modifications of the present invention are possible in the light of the above teaching. It is therefore to be understood that within the scope of the appended claims the invention may be practiced otherwise than as specifically described.

#### o Claims

35

 A method of manufacturing semiconductor mirror wafers including a polishing step which is in a wafer manufacturing process and comprises the substeps of (a) double side primary mirror polishing of both front and back sides of a wafer, (b) single side low brightness polishing of the back side of the double side polished wafer, and (c) single side final mirror polishing of the front side of the single side low

55

20

30

brightness polished wafer, wherein a semiconductor wafer polishing agent comprising a silica containing polishing agent as a main component and a polyolefin type fine particle material as an additive is used for the single side low brightness polishing of the wafer.


- 2. A method of manufacturing semiconductor mirror wafers including a wafer polishing step which is in a wafer manufacturing process and comprises the sub-steps of (a) double side low brightness polishing of both front and back sides of a wafer, and (b) single side final mirror polishing of the front side of the double side low brightness polished wafer, wherein a semiconductor wafer polishing agent comprising a silica containing polishing agent as a main component and a polyolefin type fine particle material as an additive is used for the double side low brightness polishing of the wafer.
- 3. A method of manufacturing semiconductor mirror wafers according to claim 1 or 2, wherein the wafer manufacturing process comprises the steps of (a) slicing a single crystal ingot to form wafers of thin disc shape, (b) chamfering a peripheral edge portion of the sliced wafer, (c) lapping the chamfered wafer to flatten the surface thereof, (d) etching the chamfered and lapped wafer to remove processing deformation thereof, and (e) polishing the etched wafer.
- 4. A method of manufacturing semiconductor mirror wafers which comprises the steps of (a) slicing a single crystal ingot to form wafers of thin disc shape, (b) chamfering a peripheral edge portion of the sliced wafer, (c) double side primary mirror polishing of both front and back sides of a wafer, (d) single side low brightness polishing of the back side of the double side polished wafer, and (e) single side final mirror polishing of the front side of the single side low brightness polished wafer, wherein a semiconductor wafer polishing agent comprising a silica containing polishing agent as a main component and a polyolefin type fine particle material as an additive is used for the single side low brightness polishing of the wafer.
- 5. A method of manufacturing semiconductor mirror wafers which comprises the steps of (a) slicing a single crystal ingot to form wafers of thin disc shape, (b) chamfering a peripheral edge portion of the sliced wafer, (c) double side low brightness polishing of both front and back sides of the chamfered wafer, and (d) single side final mirror polishing of the front side of the double side low brightness polished wafer, wherein a semiconductor wafer polishing agent comprising a silica containing polishing agent as a main component and a polyolefin type fine particle material as an additive is used for the

single side low brightness polishing of the wafer.


- A method of manufacturing semiconductor mirror wafers according to any one of claims 1-5, wherein the silica containing polishing agent is a colloidal silica polishing agent.
- 7. A method of manufacturing semiconductor mirror waters according to any one of claims 1-6, wherein the polyolefin type fine particle material is a polyolefin aqueous dispersion.
- 8. A method of manufacturing semiconductor mirror wafers according to any one of claims 1-7, wherein the amount of the polyolefin type fine particle material is in the range of 0.01 to 1 percent by weight relative to the total amount of the polishing agent.


ę

F I G. 1




F I G. 2








F I G. 4



F I G. 5










FIG. 9






FIG. 10







THE NUMBER OF DUST PARTICLES ON THE CLEANED MIRROR SURFACE TRANSFERRED FROM THE EVALUATION SURFACE IS COUNTED USING A PARTICLE COUNTER.


Ţ

F I G. 1 2




F I G. 1 3








F I G. 15




## FIG. 16












## F I G. 2 0




F I G. 21



F I G. 22







Europäisches Patentamt

**European Patent Office** 

Office européen des brevets



(11) EP 0 782 179 A3

(12)

#### **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3: 30.07.1997 Bulletin 1997/31

(51) Int. Cl.<sup>6</sup>: **H01L 21/304** 

(43) Date of publication A2:02.07.1997 Bulletin 1997/27

(21) Application number: 96120881.6

(22) Date of filing: 24.12.1996

(84) Designated Contracting States: DE FR GB

(30) Priority: 27.12.1995 JP 351768/95

16.12.1996 JP 353210/96

(71) Applicant: Shin-Etsu Handotai Co., Ltd Chiyoda-ku Tokyo (JP)


(72) Inventors:

Fukami, Teruaki
 C-304, Aza Ohhira 150-5,
 Nishishirakawa-gun, Fukushima-ken (JP)

- Masumura, Hisashi
   Nishishirakawa-gun, Fukushima-ken (JP)
- Suzuki, Kiyoshi
   Nishishirakawa-gun, Fukushima-ken (JP)
- Kudo, Hideo
   Nishishirakawa-gun, Fukushima-ken (JP)
- (74) Representative: Grünecker, August, Dipl.-Ing. Patentanwälte
  Grünecker, Kinkeldey, Stockmair & Partner Maximilianstrasse 58
  80538 München (DE)

#### (54) Method of manufacturing semiconductor mirror wafers

(57) A method of manufacturing semiconductor mirror wafers includes a double side primary mirror polishing step, a back side low brightness polishing step and a front side final mirror polishing step, wherein a silica containing polishing agent is used together with a polyolefin type fine particle material for the back side low brightness polishing. The method is capable of low brightness polishing of the back side, sensor detection of the front and back sides, suppression of generation of fine dust or particles from back side, thereby to increase the yield of semiconductor devices, manufacturing mirror wafers with higher flatness level, and higher productivity due to simplification of processes.





## **EUROPEAN SEARCH REPORT**

Application Number EP 96 12 0881

DOCUMENTS CONSIDERED TO BE RELEVANT				
Category	Citation of document with i of relevant p	ndication, where appropriate, sssages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CL6)
Y	EP 0 628 992 A (SHINETSU HANDOTAI KK) 14 December 1994 * column 4, line 54 - column 6, line 34 *		1-5	H01L21/304
Υ	APPLIED OPTICS, vol. 33, no. 34, 1 December 1994, pages 7945-7954, XP000485535 HAISMA J ET AL: "IMPROVED GEOMETRY OF DOUBLE-SIDED POLISHED PARALLEL WAFERS PREPARED FOR DIRECT WAFER BONDING" * the whole document *		1-5	
A	EP 0 685 877 A (SHINETSU HANDOTAI KK) 6 December 1995 * abstract *		6-8	
A	US 5 389 579 A (WELLS RAYMOND C) 14 February 1995 * the whole document *		1	
A	EP 0 588 055 A (MITSUBISHI MATERIALS CORP; MITSUBISHI MATERIAL SILICON (JP)) 23 March 1994 * column 8, line 10 - column 9, line 37 *		1-4	TECHNICAL FIELDS SEARCHED (Int.CL.6)
P,A	PATENT ABSTRACTS OF JAPAN vol. 096, no. 007, 31 July 1996 & JP 08 083781 A (SHIN ETSU HANDOTAI CO LTD) * abstract *		6	
	The present search report has b	een drawn up for all claims		
	Place of search	Date of completion of the search		Examiner
X : part Y : part doc: A : tech O : non	BERLIN  CATEGORY OF CITED DOCUME indicately relevant if taken alone indicately relevant if combined with an ument of the same category inological background —witten disclosure remediate document	E : earlier patent do after the filing d other D : document cited i L : document cited if	le underlying the cument, but publ ate in the application or other reasons	ished on, or

EPO PORM 1503 03.82 (POICO)

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

## IMAGES ARE BEST AVAILABLE COPY.

U OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.